We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67585

Serial RapidIO Gen2: IP core is not getting timed out


The Serial RapidIO Gen2 IP core is not getting timed out when it fails to receive a Packet Accepted acknowledgment symbol in the chip level simulation.


This is a simulation only issue. It will not be present in the device.

In simulation, you can set -flatten_hierarchy to None as a work-around.

AR# 67585
Date 08/02/2016
Status Active
Type General Article
  • Serial RapidIO
Page Bookmarked