We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67675

40G/50G Ethernet Subsystem - How can I speed up simulation?


The example design simulation can take several hours to complete. Is there a way to speed up the simulation?


Simulations involving the complex transceiver models can take long periods of time to complete.

If your simulation involves the 40G/50G Ethernet Sub-System operating in a loopback scenario, an additional method to improve simulation time is to reduce the PCS lane Alignment Marker (AM) spacing in order to speed up the time the IP will take to achieve PCS Lane lock.

This can be acheived by changing CTL_TX_VL_LENGTH_MINUS1 and CTL_RX_VL_LENGTH_MINUS1 from the default of 16'h3FFF to 16'h03FF.


  1. Altering the value of CTL_TX_VL_LENGTH_MINUS1 and CTL_RX_VL_LENGTH_MINUS1 from the default value of 0x3FFF will violate the IEEE 802.3 spec.
  2. Decreasing the AM spacing will result in less than 40G/50G bandwidth being available on the link.
  3. This change can be made only in simulation. For a design to work in hardware, the default value of 0x3FFF must be used.
  4. Full rate simulation without the SIM_SPEED_UP option should still be run.
AR# 67675
Date 08/19/2016
Status Active
Type General Article
  • Ethernet