UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67717

DisplayPort TX Subsystem - Why do I see *tx_vid_pixel0 and *tx_vid_pixel1 inputs even though I have configured the core for single pixel mode?

Description

Why do I see *tx_vid_pixel0 and *tx_vid_pixel1 inputs even though I have configured the core for single pixel mode?

Solution

This is a known issue that will be fixed in a future version of the DisplayPort TX Subsystem.

You can work around this issue by tying off the *tx_vide_pixel1" port to zeroes and making sure that the USER_PIXEL_WIDTH register in the user application software is set to 1 for single pixel wide interface mode.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
59384 DisplayPort TX Subsystem - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 67717
Date Created 08/12/2016
Last Updated 08/25/2016
Status Active
Type General Article
IP
  • DisplayPort