UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67776

SDK - Programming of FPGA fails on Zynq UltraScale+ MPSoC immediately after ‘rst -srst’ from XSDB

Description

On my Zynq UltraScale+ MPSoC, I am trying to program the FPGA using the fpga command from XSDB immediately after 'rst -srst' command.

However, FPGA configuration fails with the error "fpga initialization failed".

How can I resolve this?

Solution

This occurs because Zynq UltraScale+ MPSoC needs TMS to be held high for 5 cycles of TCK.

The issue can be resolved by adding a delay after rst -srst'. During this delay, the debugger holds TMS high for 5 cycles, while polling the JTAG devices.

Example Usage:

rst -srst

after 100

fpga file.bit

AR# 67776
Date Created 08/26/2016
Last Updated 09/12/2016
Status Active
Type Known Issues
Devices
  • Zynq UltraScale+ MPSoC
Tools
  • Vivado Design Suite - 2016.2