UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67793

MIPI CSI-2 Receiver Subsystem v2.0 (Rev. 1) - Why do I see timing failing on the video_aresetn when using two CSI-2 Receiver Subsystems with one as a master and one as a slave?

Description

Why do I see timing failures on the video_aresetn when using two CSI-2 Receiver Subsystems, with one as a master and one as a slave?

Solution

You can work around this issue by adding the following constraints using the SCOPED_TO constraint that points to the CSI-2 Receiver Subsystem.

set_false_path -to [get_pins -hier *_reg*/CLR]
set_false_path -to [get_pins -hier *term_reg*/PRE]

This issue will be resolved in the CSI-2 Receiver Subsystem v2.1 in Vivado 2016.3.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
65242 MIPI CSI-2 Receiver Subsystem - Release Notes and Known Issues for the Vivado 2013.1 tool and later versions N/A N/A
AR# 67793
Date Created 08/31/2016
Last Updated 10/13/2016
Status Active
Type General Article
Devices
  • Zynq UltraScale+ MPSoC
IP
  • MIPI CSI-2 Receiver