UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67850

2016.3 Vivado IP Flows - Validating an IP Integrator block design gives ERROR: [Designutils 20-414] HRTInvokeSpec : No Verilog or VHDL sources specified

Description

I have a project with an IP Integrator Block Design (BD) which has 2 instances of the IP "ocl_block".

When running synthesis for this project, The out of context (OOC) synthesis issues the following error:

ERROR: [Designutils 20-414] HRTInvokeSpec : No Verilog or VHDL sources specified

Solution

The issue is that 'launch_runs' does not recursively generate all composite files in the BD hierarchy when the "validate_bd_design -force" command is used.

To work around this, run  'generate_target synthesis' for the BD before issuing the launch_runs command.

This will properly analyze the hierarchy and generate all of the expected composite files.

So, the following commands must be run together if 'validate_bd_design -force' is used:

validate_bd_design -force
generate_target all [get_files design_1.bd]
AR# 67850
Date Created 09/12/2016
Last Updated 10/13/2016
Status Active
Type Known Issues
Tools
  • Vivado Design Suite - 2016.2