We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67922

RLDRAM3 IP - Example Design - Advanced Traffic Generator (ATG) detects data compare errors when testing with the TG_MAX_NUM_OF_ITER_ADDR parameter is set to a large value


Version Found: RLDRAM3 v1.2 (Rev. 1)

Version Resolved :See (Xilinx Answer 58435)

The Advanced Traffic Generator (ATG) will report data compare errors in the following situation:

The value of the parameter TG_MAX_NUM_OF_ITER_ADDR * (8 / Burst Length) > 2^[ (# of address bits) + (# of BA bits) ].

Failures are typically seen when the ATG is configured for linear addressing and PRBS data, and commonly occur in the first few addresses of the memory. When errors occur, the VIO_TG_STATUS_EXP_BIT and VIO_TG_STATUS_READ_BIT signals will indicate a complete mismatch.


To avoid these data errors when using the ATG, keep TG_MAX_NUM_OF_ITER_ADDR * (Number of instructions per burst) less than the max number of addresses.

Revision History:

10/06/2016 - Initial Release

AR# 67922
Date 10/13/2016
Status Active
Type Known Issues
  • Kintex UltraScale
  • Virtex UltraScale
  • Vivado Design Suite - 2016.2
  • MIG UltraScale
Boards & Kits
  • Kintex UltraScale Boards and Kits
  • Virtex UltraScale Boards and Kits