We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
When a project containing Memory IP configured with a custom part is archived, moved, and then un-archived, the example design generated for the IP from the un-archived project fails during synthesis with the below errors: