UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67939

Soft Error Mitigation (SEM) IP – Location of the makedata.tcl file has changed in Vivado 2016.3

Description

The SEM IP Product Guides (PG036 and PG187) do not list the proper location of the makedata.tcl file which is used to create the External Memory Programming File.

Solution

The file is located in the imports directory:

<path to example project>/imports/makedata.tcl

Please reference this Tcl file when creating the external memory programming file.

AR# 67939
Date Created 09/26/2016
Last Updated 10/13/2016
Status Active
Type General Article
Devices
  • XA Zynq-7000
  • Zynq UltraScale+ MPSoC
  • Zynq-7000
  • More
  • Artix-7
  • Kintex UltraScale
  • Kintex UltraScale+
  • Kintex-7
  • Virtex UltraScale
  • Virtex UltraScale+
  • Virtex-7
  • Less
Tools
  • Vivado Design Suite - 2016.3
IP
  • Soft Error Mitigation