UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67959

UltraScale/UltraScale+ QDRII+ IP - XSDB reports Memory Frequency incorrectly

Description

Version Found: v1.2 (Rev 1)

Version Resolved: See (Xilinx Answer 69038)

XSDB debug information will report a 550MHz controller speed instead of the actual operating speed of 640MHz.

XSDB frequency information is held in the two values MEMORY_FREQUENCY_0 and MEMORY_FREQUENCY_1 as well as PERIOD.

Solution

This is a known issue. The incorrectly reported frequency has no effect on the operation of the controller.

Revision History:

04/10/2016 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
69038 QDRII+ UltraScale and UltraScale+ IP Release Notes and Known Issues N/A N/A
AR# 67959
Date 12/15/2017
Status Active
Type Known Issues
Devices
  • Kintex UltraScale
  • Virtex UltraScale
  • Kintex UltraScale+
  • More
  • Virtex UltraScale+
  • Zynq UltraScale+ MPSoC
  • Less
Tools
  • Vivado Design Suite - 2016.2
  • Vivado Design Suite
IP
  • QDRII+ SRAM
Page Bookmarked