UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 67965

UltraScale+ - 100G Ethernet - Timing errors seen for some placesments when GT RX Buffer bypass is used

Description

Timing errors have been see for some UltraScale+ devices when the GT RX Buffer is bypassed.

Solution

  1. For EVAL/ES1 devices MAX SKEW has a smaller requirement (0.910ns) versus the ES2 device for that same part (1.000ns). Meeting timing cannot be guaranteed for these devices/packages.

  2. For ES2 devices, the MAX SKEW requirement is 1.000ns, however for xcvu11p and xcvu13p devices, timing failures are observed which are scheduled to be fixed in the 2017.1 release.
AR# 67965
Date Created 09/28/2016
Last Updated 10/13/2016
Status Active
Type General Article
Devices
  • Virtex UltraScale+
  • Kintex UltraScale+
IP
  • UltraScale - CMAC