This answer record contains the Release Notes and Known Issues for the XHMC IP Cores and includes the following:
This Release Notes and Known Issues Answer Record is for the core generated in Vivado 2016.3 and newer tool versions.
XHMC IP Page:
Supported FPGA devices can be found in the following locations:
For a list of new features and added device support for all versions, see the Change Log file available with the core in Vivado tools.
Table 1 correlates the core version to the first Vivado design tools release version in which it was included.
Table 1: Version
|XHMC IP Core Version||Vivado Tools Version|
|V1.0 (Rev. 5)||2017.4|
|V1.0 (Rev. 4)||2017.3|
|V1.0 (Rev. 3)||2017.2|
|v1.0 (Rev. 2)||2017.1|
|v1.0 (Rev. 1)||2016.4|
For an overview of the Core Architecture and Product Specification for UltraScale FPGAs, see the LogiCORE IP Product Guide for XHMC v1.0 (PG216) located at:
For a complete list of supported HMC devices please refer to Table 2.
Table 2: HMC device support
For a list of supported memory interfaces and operating frequencies for UltraScale family FPGAs go to the External Memory Interfaces section of the Memory Solutions page:
For the latest info on what is new for Vivado, including supported operating systems and IP release notes, see (UG973).
Known and Resolved Issues
The following table provides known issues for the XHMC IP and UltraScale and UltraScale+, starting with v1.0, initially released in the Vivado 2016.3 tool.
Note: The "Version Found" column lists the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.
|Answer Record||Title||Version Found||Version Resolved|
|(Xilinx Answer 70235)||XHMC IP - Simulations Show Low Performance with Micron BFM||V1.0||Not a Bug|
|(Xilinx Answer 70180)||XHMC IP - AXI RID Port Width Mismatch from Top Level to Internal Design||V1.0 (Rev. 4)||Not Resolved|
|(Xilinx Answer 70056)||XHMC IP - Debug Nets not Automatically Added to a Debug Hub then Generating the Example Design||V1.0 (Rev. 1)||Not Resolved|
|(Xilinx Answer 70032)||XHMC IP - GTH Port Width Mismatches for DRP Address and IBERT Configuration||V1.0 (Rev. 3)||Not Resolved|
|(Xilinx Answer 69226)||XHMC IP - Clear Error Abort Flag (FRP) not being Set in IRTRY Packets||V1.0 (Rev. 1)||V1.0 (Rev. 3)|
|(Xilinx Answer 67974)||XHMC IP - Vivado Simulator does not support Micron HMC BFM||v1.0||V1.0 (Rev. 3)|
|(Xilinx Answer 68421)||XHMC IP - Invalid FLIT Width Selectable for AXI4MM Write and Read Data Widths||v1.0||v1.0 (Rev. 2)|
|(Xilinx Answer 68217)||XHMC IP - AXI axi4mm_wready does not propagate backpressure correctly||v1.0||v1.0 (Rev. 1)|
|(Xilinx Answer 68085)||XHMC IP - VCU110 requires that "GT Insertion Loss at Nyquist" be equal to 4||v1.0||v1.0 (Rev. 1)|
|(Xilinx Answer 68074)||XHMC IP - VCU110 does not support half-width configuration||v1.0||v1.0 (Rev. 1)|
|(Xilinx Answer 67973)||XHMC IP - Timing Failures May Occur During Implementation||v1.0||Not Resolved|
|12/19/2016||Updated for 2016.4 Release|
|03/16/2017||Updated for 2017.1 Release|
|06/01/2017||Updated for AR69226|
|06/05/2017||Updated for 2017.2 Release|
|09/15/2017||Updated for 2017.3 Release|
|11/02/2017||Added AR70032 and AR70056|
|12/07/2017||Added AR70235 and updated for 2017.4|