UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 68061

2016.3 Zynq UltraScale+ MPSoC, Create Boot Image: u-boot image fails to boot

Description

My BOOT.bin file created with the 2016.3 SDK "Create Boot Image" option contains an FSBL,ATF, and u-boot.

When I boot, I see ATF prints, but there is no u-boot print out.

Solution

If the image was built using the 2016.3 SDK "Create Boot Image" option, the exception levels are NOT properly specified in the .bif.

You will need to manually modify the .bif file to set the proper exception levels.

Below is a sample of a working .bif for FSBL + ATF + u-boot:

//arch = zynqmp; split = false; format = BIN
the_ROM_image:
{
 [fsbl_config]a53_x64
 [bootloader]fsbl_a53.elf
 [destination_cpu = a53-0, exception_level = el-3, trustzone]bl31.elf
 [destination_cpu = a53-0, exception_level = el-2]u-boot.elf
}

AR# 68061
Date Created 10/12/2016
Last Updated 11/24/2016
Status Active
Type General Article
Devices
  • Zynq UltraScale+ MPSoC
Tools
  • Vivado Design Suite - 2016.3