We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 68074

XHMC IP - VCU110 board does not support half-width configuration


Version Found: XHMC IP v1.0

Version Resolved: See (Xilinx Answer 67969)


Half-width links are not supported for the VCU110 board because the mapping of the 8 lanes is out-of-order and not consecutive. 

However, the XHMC IP GUI still allows half-width to be selected and generated.


Do not generate half-width lane configurations for the VCU110 board as hardware failures will occur.

The XHMC IP GUI will be updated to prevent users from selecting this invalid configuration in a future release.

Revision History:

11/01/2016 - Initial Release

Linked Answer Records

Master Answer Records

AR# 68074
Date 11/01/2016
Status Active
Type Known Issues
  • Virtex UltraScale
  • XHMC
Boards & Kits
  • Virtex UltraScale FPGA VCU110 Development Kit
Page Bookmarked