We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 6809

LogiCORE PCI/PCI-X - Parity lines appear to be in conflict or not driven at all during simulation


General Description:

During simulation of a PCI or PCI-X LogiCORE, the parity lines appear unknowns or undefineds ("x"). Does this mean that the signal is not being properly driven during bus parking or some other time?


These "x"s are appearing as the result of a high-Z being pushed into a register. The HDL used to define parity generation does not include pull-ups or pull-downs; therefore, signals may go to high-z during simulation when in actual hardware implementation, they would instead be driven to a real value. These unknowns can be ignored and parity can be assumed to be driven as the spec requires, and to be driven properly.

AR# 6809
Date 12/15/2012
Status Active
Type General Article