We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 68110

2016.3 Power Analysis - UltraScale+ Power Characterization Accuracy Errata for Vivado 2016.3


What is the status of the power characterization for UltraScale+ silicon in Vivado 2016.3?


UltraScale+ power characterization accuracy has been improved to the status of Preliminary in the 2016.3 release based on first-pass silicon characterization results.

However the incorrect labeling of Advance was inadvertently released in the 2016.3 versions of Vivado and XPE. Advance is the characterization accuracy status of the previous release, 2016.2.

XPE 2016.3 was corrected and re-released as version 2016.3.1, with a date of 19-Oct-2016 and the correct characterization accuracy level of Preliminary.

Vivado 2016.3 power reports show Advance characterization accuracy which is incorrect. The correct level is Preliminary, however the Vivado power reports will not be corrected to show the Advance status until the 2016.4 release.

To summarize:

  1. Characterization accuracy for UltraScale+ power data is Preliminary.
  2. XPE 2016.3.1 shows the correct status of Preliminary.
  3. Vivado power reports are also Preliminary but incorrectly show Advance. This will be fixed in the 2016.4 release.
  4. Ensure that you use XPE version 2016.3.1 with the correct status. This will help to avoid confusion related to future changes in power characterization accuracy.
AR# 68110
Date 11/01/2016
Status Active
Type General Article
  • Zynq UltraScale+ MPSoC
  • Kintex UltraScale+
  • Virtex UltraScale+
  • Vivado Design Suite - 2016.3