Version Found: 2016.2 and older
When using High Speed SelectIO Wizard (HSSIO) the BSC_EN_VTC can restart the reset sequence.
The problem can occur when using the following inputs for the HSSIO IP core after the reset state machine has completed the reset process (RST_SEQ_DONE = 1):
Note: this Answer Record should not be viewed in isolation.
For all other known issues and to see what version of Vivado / High Speed SelectIO Wizard these issues have been resolved in, please refer to (Xilinx Answer 64216)
This issue is resolved in the 2016.3 version of the High Speed SelectIO Wizard.
For older designs using Vivado 2016.2 and earlier, the reset state machine can be fixed by editing the Verilog RTL for the reset state machine.
The reset state machine RTL that causes the reset sequence to restart is defined in rst_scheme.v.