You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
2.1i Timing Analyzer: TA only produces a summary report of constraints with no paths for advanced analysis.
When setting 'Options' -> 'Report Options...' to either 'No Limit' or 'Limit
Report To:' Timing Analyzer will only produce a 'Summary' report (there will not
be any paths shown in the report) for 'Analyze' -> 'Advanced Design'.
Workaround is to do verbose (TRCE -v 5) or unconstrainted (TRCE -e 5)
report from the command line or the Timing Analyzer GUI with the Report
Paths in Timing Constraints or Report Paths Failing Timing Constraints.
This issue has been resolved in a Service Pack for 2.1i:
Was this Answer Record helpful?