UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 68391

Zynq UltraScale+ MPSoC: when booting in secure mode, how do I enable JTAG?

Description

When booting Zynq UltraScale+ in secure mode, JTAG is disabled by default.  

(UG1085) implies that JTAG can be turned back on, how do I do this?

Solution

Assuming that the eFuse to disable JTAG is not blown, the following code can be added in the FSBL to re-enable JTAG:

Xil_Out32(0xffca0038,0x3F);
Xil_Out32(0xffca003C,0xFF);
Xil_Out32(0xffca0030,0x3);
Xil_Out32(0xFF5E00B0,0x01002002);
Xil_Out32(0xFF5E0240,0x0);
Xil_Out32(0xFFCA3000,0x1);
AR# 68391
Date 05/26/2017
Status Active
Type General Article
Devices
  • Zynq UltraScale+ MPSoC
Tools
  • Vivado Design Suite - 2016.3
Page Bookmarked