This patch fixes the following issue in the LogiCORE IP MIPI D-PHY v3.0 (Rev. 1) in the Vivado 2016.4 design tools.
|(Xilinx Answer 69057)||Why is an SOTsynchs error generated from the MIPI DPHY RX IP or MIPI CSI-2 Rx Subsystem?|
See the individual Answer Record for details on which release the issue is fixed in.
This patch is available in Vivado 2017.1.
Users requiring this patch are advised to update to Vivado 2017.1 or later.
Install the patch as per the instructions in the included README.txt file to resolve this issue.
|Name||File Size||File Type|