UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 68940

Soft Error Mitigation (SEM) IP – UltraScale+ Architecture SSI devices do not assert all of the status_* signals during halt condition (HLT)

Description

When a halt (HLT) condition occurs in UltraScale+ family SSI devices, the Soft Error Mitigation (SEM) IP does not assert all of the status_* signals HIGH.

The following signals remain LOW:

  • status_diagnostic_scan
  • status_detect_only

Solution

The issue is that two signals are not driven high as specified.

As a work-around, monitoring the other five status signals for simultaneous assertion will indicate a HLT condition, and it can be reliably detected.

This will be addressed in the next release.

AR# 68940
Date 04/19/2017
Status Active
Type General Article
Devices
  • Virtex UltraScale+
Tools
  • Vivado Design Suite - 2017.1
Page Bookmarked