We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 69195

UltraScale FPGA Gen3 Integrated Block for PCI Express (Vivado 2017.1) - MWr TLP request response with stage-1 bitstream


What is the behavior of a tandem PCIe based design when only state-1 bitstream is programmed and a TLP request is received?

This article is part of the PCI Express Solution Centre

(Xilinx Answer 34536)Xilinx Solution Center for PCI Express


There is a chance that TLP requests will be received, typically Vendor Defined Messages and Read Requests, when only stage-1 bitstream is programmed and before stage-2 is loaded.

The core returns unsupported requests (URs) for such requests.

If a Memory Write TLP is received with only stage-1 bitstream programmed, it will set the UR bit in the device status register. 

Note: In some systems it has been observed that ERR_NONFATAL is being sent.

Revision History:

06/27/2017 - Initial Release

AR# 69195
Date 06/27/2018
Status Active
Type General Article
Page Bookmarked