UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 69238

Kintex UltraScale FPGA KCU105 Evaluation Kit - UG917 (v1.7) - Table 1-22 PMOD connector pinout incorrect

Description

In (UG917) v1.7 KCU105 Board User Guide, Table 1-22 outlines the PMOD Connector J52 and 53 connections to FPGA U1.

Table 1-22 states that PMOD0_0_LS and PMOD0_5_LS are associated with FPGA U1 pins AM25 and AD24, whereas the KCU105 master XDC file states the pins are AK25 and AF25 respectively.

Which is the accurate pinout?

Solution

The Master XDC file for the KCU105 has the accurate pinout.

PMOD0_0_LS is associated with FPGA U1 pin AK25, and PMOD0_5_LS is associated with FPGA U1 pin AF25.

This will be updated in a future version of (UG917).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
63175 Kintex UltraScale FPGA KCU105 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 69238
Date 06/01/2017
Status Active
Type General Article
Boards & Kits
  • Kintex UltraScale FPGA KCU105 Evaluation Kit
Page Bookmarked