UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 69244

Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit - Interface Test Designs

Description

I am attempting to exercise the interfaces on the Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit.

What tests can be run to ensure that the interfaces are working correctly?

Solution

Zynq UltraScale+ MPSoC ZCU102 Evaluation KIt Documentation and Example Designs referenced below can be found on the ZCU102 Product page.

FeatureTest DesignNotes
-- Configuration Interfaces --
Configuration Mode SwitchesZCU102 User Guide UG1182Table 2-4 has the valid settings.
Assuming the configuration source is correctly programmed, this can test the mode pins.
Configuration USB JTAG portZCU102 Board Interface Test (XTP428)ZCU102 Hardware Setup
-- Board Feature Interfaces -- 
Board DDR4 SODIMMZCU102 Board Interface Test (XTP428)Also tested with ZCU102 MIG Example Design (XTP432)
Board SFP ConnectorZCU102 IBERT Example Design (XTP430)Requires additional hardware (see XTP430)
Board Oscillator (MHz, Differential)ZCU102 Board Interface Test (XTP428)The default BIT examples use the socket clock
Board USB Serial UARTZCU102 Board Interface Test (XTP428)
Board FMC-HPC ConnectorXM105 User Guide (UG537)Page 29.  This is the User Guide for the XM105 Mezzanine Debug Card.
This card has DS5, DS6, and DS7, which indicate good power to the board.
Debug strategies will vary depending on the specific mezzanine card being used.
-- Transceiver Interfaces --
Transceiver RefCLK (differential)ZCU102 IBERT Example Design (XTP430)This is the IBERT Example Design and could be modified to use SMA RefCLK
Transceiver SMA Connectors (differential)ZCU102 IBERT Example Design (XTP430)
-- User Specified Interfaces --
User SMA CLK connectors (differential)None availableThese are completely user-driven I/O.
A good test would be loop back or monitoring differential I/O on a scope
User LEDsZCU102 Board Interface Test (XTP428)
User DIP SwitchesZCU102 Board Interface Test (XTP428)
User PushbuttonsZCU102 Board Interface Test (XTP428)
 

Linked Answer Records

Master Answer Records

AR# 69244
Date 06/01/2017
Status Active
Type General Article
Boards & Kits
  • Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit
Page Bookmarked