You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
1.5isp2 xvkdr:42 signal clock (clk2x) is driving pin in of u4 (bufg)
keywords: CLKDLL, xvkdr, 42
When doing offchip synchronization using the CLKDLL multiple outputs can be used in the circuit. App Note 132 shows an example in Figure 11.
If multiple outputs from this clkdll need to be used multiple CLKDLL need to be instantiated as seen in the app note. Another output can be used though on the second clkdll.
Was this Answer Record helpful?