2. Support
  3. AR# 69611: UltraScale/UltraScale+ Memory IP - Example Design - Advanced Traffic Generator (ATG) usage related data compare errors

AR# 69611

|

UltraScale/UltraScale+ Memory IP - Example Design - Advanced Traffic Generator (ATG) usage related data compare errors

Description

Version Found: All Memory All versions

Version Resolved :See (Xilinx Answer 58435)

The Advanced Traffic Generator (ATG) will report data compare errors in the following situations:

  • If TG_MAX_NUM_OF_ITER_ADDR is larger than the address space
  • If vio_tg_instr_num_of_iter is larger than the address space
  • If vio_tg_instr_num_of_iter = 0

Solution

The current work-around for this issue is to avoid the above scenarios.

Revision History:

  • 10/06/2016 - Initial Release
  • 08/10/2017 - updated to include vio_tg_instr_num_of_iter = 0

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58435 MIG UltraScale - IP Release Notes and Known Issues for Vivado 2014.1 and newer tool versions N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
68937 UltraScale/UltraScale+ DDR3 and DDR4 Memory IP Interface Calibration and Hardware Debug Guide N/A N/A
AR# 69611
Date 01/11/2018
Status Active
Type Known Issues
Devices More Less
Tools
IP More Less
People Also Viewed