UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 69683

LogiCORE DisplayPort TX Subsystem v2.0 (Rev. 2) - Why is there sometimes unexpected data skew between lanes when enabling the PRBS-7 option?

Description

When using the DisplayPort TX Subsystem 2.0 (Rev. 2) to send the PRBS-7 sequence, sometimes (not all of the time) the transmitted PRBS-7 sequence is not properly aligned for the PRBS-7 pattern.

The User test procedure is as follows:

  1. Set LINK_QUAL_PATTERN_SET = 000. (DisplayPort TX transmit Colorbar pattern)
  2. Set SCRAMBLING_DISABLE = 1
  3. Turn off the (8B/10B) encoder
  4. Set LINK_QUAL_PATTERN_SET = 011. (to select the PRBS7 pattern)
  5. Toggling LINK_QUAL_PATTERN_SET 0x000 --> 0x011 will trigger this issue.

Solution

This issue occurs in the LogiCORE DisplayPort TX Subsystem v2.0 (Rev. 2) through v2.0 (Rev. 5).

This issue will be fixed in Vivado 2017.3.

Linked Answer Records

Master Answer Records

Associated Answer Records

AR# 69683
Date 08/31/2017
Status Active
Type General Article
Tools
IP
Page Bookmarked