We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 6981

CPLD XC9500/XL/XV - Which JTAG pins have internal pull-up resistors? Do any of the JTAG pins need external pull-up resistors?


Which boundary scan pins have pull-up resistors on them?


The XC9500/XL/XV families have internal pull-ups on TMS and TDI, as required by the IEEE 1149.1 Standard. 

The pull-ups are terminated to the voltage present on VCCIO.

The TCK pin and TDO pin (which is an output pin) do not have an internal pull-up in any of these families.

An external pull-up is not required on any of the JTAG pins.

However, Xilinx recommends that external pull-ups of 47k Ohm or smaller be applied externally on all JTAG input pins (TDI, TCK and TMS). 

This helps to avoid inadvertent activation of the Boundary Scan in these device families.

AR# 6981
Date 06/27/2014
Status Active
Type General Article
  • 9500
  • 9500XL
  • 9500XL IQ
  • More
  • 9500XL XA
  • 9500XV
  • CoolRunner XPLA3
  • CoolRunner-II
  • CoolRunner-II XA
  • Less
Page Bookmarked