In Vivado 2017.3, I am seeing the following error related to a board XDC file that is not getting generated.
However, Vivado seems to think that the IP core is up-to-date until synthesis is run.
There is an error when synthesizing the IP core when using either OOC generation mode or as part of the complete design.
When synthesizing a design with an Ethernet Subsystem IP core, an error occurs related to a missing board.xdc file.
Resetting and regenerating the output products does not resolve the issue.
If the project is closed and reopened, there is a list of files that are not found related to the IP core.
A problem was found in Vivado 2017.3 where not all files of Hierarchical IP (HIP) are being generated when there is a hardware evaluation license for the IP in use.
During generation, the files are considered delivered but will not be found by Vivado.
When using a Full license all of the files are delivered correctly.
This issue will be fixed in Vivado 2017.4.
To work around the issue in Vivado 2017.3, set the following parameter in the Vivado Tcl console and then reset and regenerate the Output Products for the Block Diagram.
A tactical patch which fixes this issue in Vivado 2017.3 is available in (Xilinx Answer 70182).