UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 70445

2017.4 Vivado HLS - Windows OS - Missing ports in the generated RTL when using hls::stream interfaces

Description

On a Windows OS (Windows 7 or Windows 10), Vivado HLS 2017.4 produces an incorrect RTL code for hls::stream interfaces.

As result, some ports of the interface are missing in the generated RTL:

  • TVALID
  • TKEEP
  • TSTRB
  • TUSER
  • TLAST
  • TID
  • TDEST

This issue affects Xilinx HLS based IPs (TPG, VPSS, Video Mixer...) as mentioned in (Xilinx Answer 70421)

Solution

The patch attached to this Answer Record will need to be installed into the root install of Vivado 2017.4 (see README_AR70445.txt for instructions).

Close all Xilinx tools, and re-launch once the patch is installed.

Note: The patches fixes llvm/clang 3.1 on the Windows OS.

This patch will be part of Vivado 2018.1.


Attachments

Associated Attachments

Name File Size File Type
AR70445_vivado_hls_2017_4_preliminary_rev1.zip 24 MB ZIP

Linked Answer Records

Master Answer Records

Associated Answer Records

AR# 70445
Date 02/27/2018
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2017.4
Page Bookmarked