UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 70530

2017.4 LogiCORE IP MIPI D-PHY v4.0 (rev.1) - Patch Updates for the MIPI D-PHY LogiCORE IP v4.0 (rev.1)

Description

This answer record contains patch updates for the MIPI D-PHY LogiCORE IP v4.0 (rev.1).

Solution

This patch fixes the following issue in the LogiCORE IP MIPI D-PHY 4.0 (rev.1) generated from the Vivado 2017.4 design tools.

  • Patch Rev1 - (Xilinx Answer 69274) - Why does the ulpsactivenot only assert for one clock period for the MIPI D-PHY RX?
  • Patch Rev1 - (Xilinx Answer 70581) - Why do I see SoT/ECC/CRC errors on MIPI RX IP targeting UltraScale+ devices?

See the individual Answer Record for details on which release the issue is fixed in.

Patch Installation:

Install the patch as per the instructions in the included README.txt file to resolve this issue.

Attachments

Associated Attachments

Name File Size File Type
AR70530_Vivado_2017_4_preliminary_rev1.zip 1 MB ZIP

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54550 LogiCORE IP MIPI D-PHY - Release Notes and Known Issues for the Vivado 2015.3 tool and later versions N/A N/A

Child Answer Records

AR# 70530
Date 04/24/2018
Status Active
Type General Article
Devices
Tools
IP
Page Bookmarked