I have default isolation enabled in my design on a Zynq UltraScale+ MPSoC.
When the resulting HDF is exported to SDK to generate the FSBL and applications (for example hello world) on R5, the below processor combinations for running the FSBL and application do not work.
The R5 BSP needs an access for CRL_APB.
You will need to add an RPU subsystem or modify the code to route CRL_APB access to the PMUFW using xilpm.
If you want to bypass the isolation configuration, set the value below in xfsbl_config.h:
|Boards & Kits||