UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 71052

DMA Subsystem for PCI Express (Vivado 2018.1) - Bridge Mode performance issue in Gen3x8 256 bit Configuration

Description

Version Found: v4.1

Version Resolved and other Known Issues: (Xilinx Answer 65443)

When DMA Subsystem for PCI Express IP is configured in Bridge mode, performance degradation is observed in Gen3x8 256 bit configuration.

The performance degradation occurs because the completion packet for the Slave AXI Read is presented at half rate (s_axi_rvalid is asserted every other clock cycle).


This article is part of the PCI Express Solution Centre

(Xilinx Answer 34536)Xilinx Solution Center for PCI Express

Solution

This is a known issue to be fixed in a future release of the core. 

To fix the issue in Vivado 2017.4 and 2018.1, please install the respective patches provided in this answer record.

For instructions on installing the patch, please check the instructions in the 'patch_readme' directory in the attached patch file.

Revision History:

05/03/2018 - Initial Release

Attachments

Associated Attachments

AR# 71052
Date 05/03/2018
Status Active
Type Known Issues
IP
Page Bookmarked