In Vivado 2017.x-2018.2, adding the TRACE port to the Vivado design and routing it to EMIO causes the reboot command in Linux to not work.
The FSBL after reboot hangs when accessing 0XFE980004 (TPIU_CURRENT_PORT_SIZE).
The root problem is that the TPIU requires a running trace clock (in the case where EMIO is coming from the PL) to access CoreSight registers (like TPIU_CURRENT_PORT_SIZE) and after a reboot the PL is cleared, so no clock is provided and the transaction hangs.
This issue is planned to be fixed in a future release.
In the meantime, the work-around is to modify psu_init as follows:
Move the following lines from the psu_peripherals_init_data() function in psu_init.c to the end of psu_ps_pl_isolation_removal_data():
After this change, the clock from the PL will be available when the FSBL is configuring the TPIU.
|Boards & Kits||