You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
CPRI 8.9 - Link resyncs every 10ms when the IQ RX is looped back to the IQ TX
In version 8.9 of the CPRI IP Core, When the RX strobe is looped back to the TX strobe at the slave, the link resyncs every 10ms in simulation:
This is a known issue in CPRI 8.9 in Vivado 2018.1. It will be fixed in Vivado 2018.3.
- Vivado 2018.1 - You can download the CPRI IP patch from (Xilinx Answer 71517) to work around the issue.
- Vivado 2018.2 - You can download the CPRI IP patch from (Xilinx Answer 75511) to work around the issue.
- Vivado 2018.3 and later - The issue is resolved in Vivado 2018.3 and later versions
For a detailed list of CPRI Release Notes and Known Issues, see (Xilinx Answer 54473).
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records
Associated Answer Records