You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
CPRI v8.7 (Rev 3) - The QPLL clock frequency on a 10.1G FEC enabled line rate is not correct
The QPLL clock frequency on a 10.1G FEC enabled line rate is not correct.
What can cause this problem?
This is a known issue in CPRI version 8.7 Rev 3, included in the 2017.2 release.
It is fixed in CPRI version 8.9 included in Vivado 2018.1 and later versions.
- Vivado 2017.2 - User can download the CPRI IP patch from (Xilinx Answer 71370) to work around the problem
- Vivado 2018.1 - The issue has been fixed in 2018.1 and later versions.
For a detailed list of CPRI Release Notes and Known Issues, see (Xilinx Answer 54473).
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records