AR# 71416
|2018.1/2 Zynq UltraScale+ MPSoC: How to get baremetal DPDMA example to work with single lane DisplayPort configured.
Description
On a Zynq UltraScale+ MPSoC device how can I get the bare metal DPDMA example to work with single lane DisplayPort configured.
Solution
Below are the steps you need to follow.
- Create a standalone BSP project using ZCU102 HDF and then change the psu_dp to dppsu as mentioned in the wiki http://www.wiki.xilinx.com/ZynqMP+Standalone+DisplayPort+Driver Test Procedure section.
By default, psu_dp is set to avbuf by the SDK.
- Open the MSS file and then export the DPDMA example.
- Import the DPDMA example files.
- In xdpdma_video_example.c, modify RunCfgPtr->LaneCount to 'LANE_COUNT_1' and RunCfgPtr->UseMaxLaneCount to '0' as shown below.
- In xdppsu.c, xpdpsu_hw.h, and xavbuf_clk.c, modify the code as shown below.
Note: changes to xavbuf_clk.c are required for the 2018.1 release only and this patch is merged into the 2018.2 release.
- Build the project, and once the build is completed, create a BOOT.bin using the FSBL, PMUFW and DPDMA example elf.
- Run targetting a ZCU102 connected with DisplayPort.
You should now see a green color on the bottom half of the DisplayPort monitor:
.
- Target console log:
Xilinx Zynq MP First Stage Boot Loader
Release 2018.1 Aug 6 2018 - 10:19:50
DPDMA Generic Video Example Test
HPD event .......... ! Connected.
Lane count = 1
Link rate = 20
Starting Training...
! Training succeeded.
DONE!
.......... HPD event
Generating Overlay.....
Successfully ran DPDMA Video Example Test
Was this Answer Record helpful?
| AR# 71416 | |
|---|---|
| Date | 08/31/2018 |
| Status | Active |
| Type | General Article |
| Devices | |
| Tools | |
| IP | |
| Boards & Kits | |
People Also Viewed