UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 71895

Virtex UltraScale+ HBM Controller - Memory File Modifications Required for Write DQ Parity to Work when Enabled in the IP

Description

Version Found: HBM v1.0

Version Resolved: See (Xilinx Answer 69267)

When Write DQ Parity is enabled in the HBM IP GUI certain files need to be modified in order for the feature to be fully functional.

Solution

Within the HBM hierarchy there are two *.mem files that need to be modified.

For Implementation, make edits to the following file:

  • project.srcs/sources_1/ip/hbm_0/hdl/rtl/xpm_internal_config_file_X.mem

For Simulation, make edits to the following file:

  • project.srcs/sources_1/ip/hbm_0/hdl/rtl/xpm_internal_config_file_sim_X.mem

In either case the 'X' in the file name indicates the target HBM stack, either 0 or 1, when both stacks are enabled.

To enable the feature two lines need to be added for each memory controller.  These should be placed near the top of the *.mem file.

The first line represents the Memory Controller address and the second line enables the Write DQ parity path:

[Memory Controller Register Address]
FFFF_FFFF

The Memory Controller addressing mapping is shown in the table below:

Memory ControllerAddress
MC0/MC80011_2c00
MC1/MC90019_2c00
MC2/MC100013_2c00
MC3/MC11001b_2c00
MC4/MC120015_2c00
MC5/MC13001d_2c00
MC6/MC140017_2c00
MC7/MC15001f_2c00


For Example: 

To Enable Write DQ parity for Stack 1 on MC10, MC11, and MC15:

1) Open the project.srcs/sources_1/ip/hbm_0/hdl/rtl/xpm_internal_config_file_1.mem and project.srcs/sources_1/ip/hbm_0/hdl/rtl/xpm_internal_config_file_sim_1.mem files for editing outside of Vivado.

2) Add the following lines to the top of each *.mem file and then save the changes.

0013_2c00
ffff_ffff
001b_2c00
ffff_ffff
001f_2c00
ffff_ffff



Note: If the IP is reconfigured and output products are generated again, then these files will be overwritten and will need to be modified again.


Revision History:

01/07/2019 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
69267 Virtex UltraScale+ HBM Controller - Release Notes and Known Issues N/A N/A
AR# 71895
Date 01/08/2019
Status Active
Type General Article
Devices
Tools
IP
Page Bookmarked