This Design Advisory covers the Zynq UltraScale+ MPSoC Processing System block and PS GEM.
There is no route from MIO26 to the TSU_REF_CLK. This pin cannot be used for this function.
For more information on how to sign up to receive notifications of new Design Advisories, see (Xilinx Answer 18683).
|Impact||The TSU Counter will not increment properly if MIO26 is chosen as clock source|
|Work-around||A different clock source must be chosen in the Processing System IP I/O Configuration tab.|
If an external reference is needed, the PCB might need to be redesigned to use MIO50/51.
|Configurations Affected ||MIO26 is configured to source GEM TSU_REF_CLK in the Processing System IP Wizard GUI.|
Was this Answer Record helpful?