UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 72053

UltraScale and UltraScale+ PCI Express (Vivado 2018.3) - How can I set MCAP_FPGA_BITSTREAM_VERSION for Tandem?

Description

The UltraScale+ Integrated Block for PCI Express IP allows the user to set the MCAP_FPGA_BITSTREAM_VERSION in the IP GUI as seen below:


 

Currently, no other PCIe IP solutions allow MCAP_FPGA_BITSTREAM_VERSION to be updated in the IP GUI.

Solution

To set this value, use the following set_property command to modify the MCAP_FPGA_BITSTREAM_VERSION on the Tandem Enabled PCIe Hardblock:

set_property MCAP_FPGA_BITSTREAM_VERSION 32'hDEADBEEF [get_cells -of_objects [get_sites -filter {NAME =~ PCIE*} -of_objects [get_pblocks *_Stage1_main]]]

Note: 32'hDEADBEEF should be replaced with a value of your choice.

Revision History:

03/06/2019 - Initial Release

AR# 72053
Date 03/06/2019
Status Active
Type General Article
Devices More Less
Tools
IP More Less
Page Bookmarked