UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 72237

SDAccel 2019.x - Known Issues

Description

This answer record details the known issues related to SDAccel for the 2019.x releases.

Solution

2019.1 Known Issues:

(Xilinx Answer 72343)2019.1 SDAccel - Profile Summary and Timeline Trace output file names
(Xilinx Answer 72345)2019.1 SDAccel - libxrt_coreutil.so.2 needed by libxilinxopencl.so not found
(Xilinx Answer 72346)2019.1 SDAccel - ERROR: Buffer is allocated in wrong memory bank
(Xilinx Answer 72347)2019.1 SDAccel - ERROR: [CFGEN 83-2293] --sp tag applied with an invalid sp tag: bank1
 

Xilinx Forums:

Please seek technical support via the SDAccel Board. The Xilinx Forums are a great resource for technical support. 

The entire Xilinx Community is available to help here, and you can ask questions and collaborate with Xilinx experts to get the solutions you need.

AR# 72237
Date 05/29/2019
Status Active
Type Known Issues
Tools
  • SDAccel
Page Bookmarked