UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 72426

LogiCORE Sensor Demosaic v1.0 - Why do I see incorrect output when using URAM?

Description

When using the LogiCORE Sensor Demosaic v1.0 IP on UltraScale/UltraScale+ architecture with "Use UltraRAM for Line Buffers" enabled I see visual artifacts.

What is the reason for this issue?

Solution

This is a known issue with the HLS synthesis tool which generates the RTL for the LogiCORE Sensor Demosaic v1.0 IP.

It is generating incorrect RTL when using UltraRAM.

This issue is resolved in Vivado 2018.2.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
68769 LogiCORE Sensor Demosaic - Release Notes and Known Issues for the Vivado 2017.3 tool and later versions N/A N/A
AR# 72426
Date 06/05/2019
Status Active
Type Known Issues
IP
Page Bookmarked