When the slave deasserts TREADY one beat before the last one on an AXIS interface, axi_ethernet will assert TLAST for two consecutive beats as shown below:
This behavior is observed in the AXI Ethernet Buffer core where the TLAST generates for two clock cycles. The issue is due to the migration of XPM FIFO in the 2019.2 release.
Please use the attached patch to resolve this issue.
|Name||File Size||File Type|