You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
UltraScale/UltraScale+ DDR3/DDR4 IP - Locked IPs using Self-Refresh with RDIMMs Must be Upgraded to Vivado 2020.1 or Later when Brought in to Vivado 2020.1 and Later
Version Found: DDR4 v2.2 (Rev. 9) DDR3 v1.4 (Rev. 9)
Version Resolved: See (Xilinx Answer 58435)
Due to a change in the DONT_TOUCH attribute in Vivado 2020.1 and later versions, DDR3 or DDR4 designs using RDIMM devices and Self-Refresh must be upgraded to Vivado 2020.1 or later.
If left locked in Vivado 2020.1 or later versions and not upgraded, then errors will occur during implementation.
This only applies to IPs generated before 2020.1 and left locked when brought in to Vivado 2020.1 or later.
If not upgraded errors similar to the following will occur during place_design:
Phase 1 Generate And Synthesize MIG Cores
ERROR: [Mig 66-99] Memory Core Error - [u_ip_name] The memory interface port c0_ddr4_ck_c has an invalid IOStandard DIFF_SSTL12_DCI selected. Valid IOStandard for this port include: SSTL12_DCI.
To avoid this error, DDR3/DDR4 designs generated prior to Vivado 2020.1 must be upgraded to the latest version of the IP when brought in to Vivado 2020.1 or later.
06/03/2020 - Initial Release
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records
- Zynq UltraScale+ MPSoC
- Zynq UltraScale+ RFSoC
- Kintex UltraScale
- Kintex UltraScale+
- Virtex UltraScale
- Virtex UltraScale+