We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 7483

3.1i Spartan-XL Trace (TRCE) - Input hold time using Primary Clock and IFF is non-zero even with delay


The timing values for these delays were not supplied

in the speed files. The zero hold time on the actual

silicon is guaranteed to match the value specified

in the data book.

See (Xilinx Solution 4823) for information on how to calculate the

setup/hold times.
AR# 7483
Date 11/07/2010
Status Archive
Type General Article