AR# 75393: Design Advisory for Zynq UltraScale+ MPSoC: ISO 26262 and IEC 61508 Safety Analysis and Software
Design Advisory for Zynq UltraScale+ MPSoC: ISO 26262 and IEC 61508 Safety Analysis and Software
For Zynq UltraScale+ MPSoC devices being used for ISO 26262 and IEC 61508 compliant applications, safety analysis and software have been updated to correctly reflect device capabilities and resolve a number of issues.
For more information on how to sign up to receive notifications of new Design Advisories, see (Xilinx Answer 18683).
Xilinx advices safety conscientious customers to use the latest version of the following:
Safety Manual (UG1226) v2.2 (available from August 15 2020)
FMEDA Tool v3.2 (available now)
Safe PMUFW 2019.1_web 1.3 (available now)
Below is a summary of the key issues which have been resolved:
In version 3.1 of the FMEDA Tool and earlier versions, changes to Tlifetime and Ttrip do not change the reported PMHF value.
SYSMON AoUs are not clear or are not supported by SYSMON capabilities
The Safety Manual does not clearly state the systematic and random-hardware-fault capabilities for the Low Power Domain (LPD), Full Power Domain (FPD) and Programmable Logic (PL) in Zynq UltraSCale+ MPSoC
Safety analysis does not correctly factor in the slave error propagation within the LPD