2. Support
  3. AR# 7577: XPLA Programmer - How do I generate binary files for JEDEC programming?
  4. AR# 75775: PetaLinux 2020.2/3 - Product Update Release Notes and Known Issues

AR# 75775

|

PetaLinux 2020.2/3 - Product Update Release Notes and Known Issues

Description

This Answer Record acts as the release notes for PetaLinux 2020.2 and 2020.3 (Versal specific) and contains links to information about resolved issues and updated collateral contained in this release.

Note: the 2020.3 release is for Versal ACAP devices only.

Customers who are using MicroBlaze, Zynq-7000, Zynq UltraScale+ MPSoC/RFSoC devices should be using 2020.2 release.

Solution

BSPs supported for the 2020.2 PetaLinux Release

This table contains supported BSPs for MicroBlaze, Zynq-7000, Zynq UltraScale+ MPSoC/RFSoC available on the Embedded Development download page.

Note: XY - Represents release year, Z - Represents release version.

PlatformVariantBSP NameBSP Description
MicroBlazeAC701xilinx-ac701-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset which contains MicroBlaze Processor, core peripherals IP's such as AXI UARTLITE, AXI 1G/2.5G Ethernet, AXI I2C, AXI GPIO, AXI DDR controller, SPI flash, led_4bits.
  • Software: fs-boot, u-boot, Linux, device-tree, rootfs (minimal packages).
  • Pre-built Images: Ready to test images bitstream, fs-boot, u-boot, Linux kernel, dtb , and rootfs for booting u-boot and Linux.
MicroBlazeKC705xilinx-kc705-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset which contains MicroBlaze Processor, core peripherals IP's such as AXI UARTLITE, AXI 1G/2.5G Ethernet, AXI I2C, AXI GPIO, AXI DDR controller, Linear flash,led_8bits.
  • Software: fs-boot, u-boot, Linux, device-tree, rootfs (minimal packages).
  • Pre-built Images: Ready to test images bitstream, fs-boot, u-boot, Linux kernel, dtb and rootfs for booting u-boot and Linux.
MicroBlazeKCU105xilinx-kcu105-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset which contains MicroBlaze Processor, core peripherals IP's such as AXI UARTLITE,AXI I2C, AXI GPIO, AXI DDR controller, AXI QSPI, led_8bits, and AXI 1G/2.5G Ethernet 
  • Software: fs-boot, U-boot, Linux, device-tree, rootfs (minimal packages).
  • Pre-built Images: Ready to test images bitstream, fs-boot, u-boot, Linux kernel, dtb and rootfs for booting u-boot and Linux.
MicroBlazeSP701xilinx-sp701-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset which contains MicroBlaze Processor, core peripherals IP's such as AXI I2C, AXI GPIO, AXI DDR controller, AXI QSPI, AXI UART Lite, led_8bits and AXI 1G/2.5G Ethernet.
  • Software: fs-boot, U-boot, Linux, device-tree, rootfs (minimal packages).
  • Pre-built Images: Ready to test images bitstream, fs-boot, u-boot, Linux kernel, dtb and rootfs for booting u-boot and Linux.
MicroBlazeVCU118xilinx-vcu118-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset which contains MicroBlaze Processor, core peripherals IP's such as AXI I2C, AXI GPIO, AXI DDR controller, AXI QSPI, AXI
  • UART Lite
  • , led_8bits and AXI 1G/2.5G Ethernet.
  • Software: fs-boot, U-boot, Linux, device-tree, rootfs (minimal packages).
  • Pre-built Images: Ready to test images bitstream, fs-boot, u-boot, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq-7000ZC702xilinx-zc702-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq-7000 PS block (DDR, UART, SD, QSPI, Ethernet etc.) and AXI GPIO connected with led_4bits.
  • Software: FSBL, U-boot, Linux, device-tree (includes Open AMP), rootfs (minimal packages).
  • Pre-built Images: Ready to test images bitstream, FSBL, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq-7000ZC706xilinx-zc706-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq-7000 PS block (DDR, UART, SD, QSPI, Ethernet etc.) and AXI GPIO connected with led_4bits, dip_switches_4bits, gpio_sws_3bits.
  • Software: FSBL, U-boot, Linux, device-tree (includes Open AMP), rootfs (minimal packages).
  • Pre-built Images: Ready to test images bitstream, FSBL, u-boot, boot.scr, Linux kernel, dtb  and rootfs for booting u-boot and Linux.
Zynq-7000Avnet Digilent Zedboardavnet-digilent-zedboard-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq-7000 PS block (DDR, UART, SD, QSPI, Ethernet etc.) and AXI GPIO connected with led_8bits, btns_5bits, sws_8bits.
  • Software: FSBL, U-boot, Linux, device-tree (includes Open AMP), rootfs (minimal packages).
  • Pre-built Images: Ready to test images bitstream, FSBL, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq UltraScale+ MPSoCZCU102 production siliconxilinx-zcu102-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq UltraScale+ MPSoC PS block (DDR, UART, SD, QSPI, Ethernet, PCIe, DP, USB, SATA etc.)
  • Software: FSBL, PMUFW, ATF, U-boot, Linux, device-tree (includes Open AMP, Xen), rootfs (minimal packages).
  • Pre-built Images: Ready to test images bitstream, FSBL, PMUFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq UltraScale+ MPSoCZCU104 production siliconxilinx-zcu104-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq UltraScale+ MPSoC PS block (DDR, UART, SD, QSPI, Ethernet, DP, USB, SATA etc.), VCU DDR4 Controller (PL DDR) and VCU IP.
  • Software: FSBL, PMUFW, ATF, U-boot, Linux, device-tree (includes Open AMP, Xen), vcu-control software, rootfs (minimal packages including additional software packages such as GStreamer, OpenMAX, V4L2, libdrm and vcu-examples).
  • Pre-built Images: Ready to test images bitstream, FSBL, PMUFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq UltraScale+ MPSoCZCU106 production siliconxilinx-zcu106-v20XY.Z-final.bspThis BSP contains:
  • Hardware 1: This design uses Vivado board preset with Zynq UltraScale+ MPSoC PS block (DDR, UART, SD, QSPI, Ethernet, PCIe, DP, USB, SATA etc.), VCU DDR4 Controller (PL DDR) and VCU IP.
  • Hardware 2: This design uses Vivado board preset with Zynq UltraScale+ MPSoC PS block (DDR, UART, SD, QSPI, Ethernet, PCIe, DP, USB, SATA etc.), VCU DDR4 Controller (New PL DDR part) and VCU IP.
  • Software: FSBL, PMUFW, ATF, U-boot, Linux, device-tree (includes Open AMP, Xen), vcu-control software, rootfs (minimal packages including additional software packages such as GStreamer, OpenMAX, V4L2, libdrm and vcu-examples).
  • Pre-built Images: Ready to test images bitstream, FSBL, PMUFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq UltraScale+ RFSoCZCU111 production siliconxilinx-zcu111-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq UltraScale+ RFSoC PS block (DDR, UART, SD, QSPI, Ethernet, DP, USB, SATA etc.) and rf_data_converters, sd_fec_dec, adc_sink, dac_source, axi_gpio, axi_intc IP's.
  • Software: FSBL, PMUFW, ATF, U-boot, Linux, device-tree (includes Open AMP, Xen), rfdc-drivers, rootfs (minimal packages which includes RDFC example applications).
  • Pre-built Images: Ready to test images bitstream, FSBL, PMUFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq UltraScale+ RFSoCZCU1275xilinx-zcu1275-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq UltraScale+ RFSoC PS block (DDR, UART, SD, QSPI, Ethernet, DP, USB, SATA etc.) and rf_data_converters, adc_sink, dac_source, axi_gpio, axi_intc IP's.
  • Software: FSBL, PMUFW, ATF, U-boot, Linux, device-tree (includes Open AMP, Xen), rfdc-drivers, rootfs (minimal packages which includes RDFC example applications).
  • Pre-built Images: Ready to test images bitstream, FSBL, PMUFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq UltraScale+ RFSoCZCU1285xilinx-zcu1285-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq UltraScale+ RFSoC PS block (DDR, UART, SD, QSPI, Ethernet, DP, USB, SATA etc.) and rf_data_converters, adc_sink, dac_source, axi_gpio, axi_intc IP's.
  • Software: FSBL, PMUFW, ATF, U-boot, Linux, device-tree (includes Open AMP, Xen), rfdc-drivers, rootfs (minimal packages which includes RDFC example applications).
  • Pre-built Images: Ready to test images bitstream, FSBL, PMUFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq UltraScale+ RFSoCZCU208xilinx-zcu208-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq UltraScale+ RFSoC PS block (DDR, UART, SD, QSPI, Ethernet etc.) and ADC_DDR_DMA, DAC_DDR_DMA CLOCKING blocks, axi_gpio, IP's.
  • Software: FSBL, PMUFW, ATF, U-Boot, Linux, device-tree (includes open-amp,xen), rfclk, rfdc-drivers, rootfs (minimal packages which includes RFCLK and RDFC example applications).
  • Pre-built Images: Ready to test images bitstream, FSBL, PMUFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq UltraScale+ RFSoCZCU208-SDFECxilinx-zcu208-sdfec-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq UltraScale+ RFSoC PS block (DDR, UART, SD, QSPI, Ethernet etc.) with production silicon and AXI stream blocks, Monitor blocks, SD-FEC, and , axi_gpio, AXI intc, IP's.
  • Software: FSBL, PMUFW, ATF, U-Boot, Linux, device-tree (includes open-amp,xen), rfclk, rfdc-drivers, rootfs (minimal packages which includes RFCLK and RDFC example applications).
  • Pre-built Images: Ready to test images bitstream, FSBL, PMUFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Zynq UltraScale+ RFSoCZCU216xilinx-zcu216-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Zynq UltraScale+ RFSoC PS block (DDR, UART, SD, QSPI, Ethernet etc.) and ADC_DDR_DMA, DAC_DDR_DMA CLOCKING blocks, axi_gpio, IP's.
  • Software: FSBL, PMUFW, ATF, U-Boot, Linux, device-tree (includes open-amp,xen), rfclk, rfdc-drivers, rootfs (minimal packages which includes RFCLK and RDFC example applications).
  • Pre-built Images: Ready to test images bitstream, FSBL, PMUFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs for booting u-boot and Linux.
Versal ACAP(AI Core)VCK190 Production siliconxilinx-vck190-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Versal CIPS IP PS block (DDR, UART, SD, QSPI, Ethernet, USB, etc) with production silicon and AIE IP in PL.
  • Software: PLM, PSMFW, ATF, U-Boot, Linux, device-tree (includes open-amp, xen), rootfs(minimal packages like TCL, xrt, zocl, python, libstdc++, aie-matrix-multiplication).
  • Pre-built Images: Ready to test images PDI, PLM, PSMFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs booting u-boot and Linux and Xen.
  • OOB Images: These are ready to boot images with rootfs in SD ext4 partition, Out Of the Box demo images includes packages such as packagegroup-petalinux-jupyter, pm-notebooks, openamp-demo-notebooks, python3-ipywidgets.
Versal ACAP(Prime)VMK180 Production siliconxilinx-vmk180-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Versal CIPS IP PS block (DDR, UART, SD, QSPI, Ethernet, USB, etc) with production silicon.
  • Software: PLM, PSMFW, ATF, U-Boot, Linux, device-tree (includes open-amp, xen), rootfs(minimal packages like TCL, python, libstdc++).
  • Pre-built Images: Ready to test images PDI, PLM, PSMFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs booting u-boot and Linux and Xen.
  • OOB Images: These are ready to boot images with rootfs in SD ext4 partition, Out Of the Box demo images includes packages such as packagegroup-petalinux-jupyter, pm-notebooks, openamp-demo-notebooks, python3-ipywidgets.

 

BSPs supported for the 2020.3 PetaLinux Release

This table contains supported BSPs for Versal ACAP available on the Embedded Development download page

Note: XY - Represents release year, Y - Represents release version.

PlatformVariantBSP NameBSP Description
Versal ACAP(AI Core)VCK190 Production siliconxilinx-vck190-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Versal CIPS IP PS block (DDR, UART, SD, QSPI, Ethernet, USB, etc) with production silicon and AIE IP in PL.
  • Software: PLM, PSMFW, ATF, U-Boot, Linux, device-tree (includes open-amp, xen), rootfs(minimal packages suxh as Tcl, xrt, zocl, Python, libstdc++, aie-matrix-multiplication).
  • Pre-built Images: Ready to test images PDI, PLM, PSMFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs booting u-boot and Linux and Xen.
  • OOB Images: These are ready to boot images with rootfs in SD ext4 partition, Out Of the Box demo images includes packages such as packagegroup-petalinux-jupyter, pm-notebooks, openamp-demo-notebooks, python3-ipywidgets.
Versal ACAP(Prime)VMK180 Production siliconxilinx-vmk180-v20XY.Z-final.bspThis BSP contains:
  • Hardware: This design uses Vivado board preset with Versal CIPS IP PS block (DDR, UART, SD, QSPI, Ethernet, USB, etc) with production silicon.
  • Software: PLM, PSMFW, ATF, U-Boot, Linux, device-tree (includes open-amp, xen), rootfs(minimal packages such as Tcl, Python, libstdc++).
  • Pre-built Images: Ready to test images PDI, PLM, PSMFW, ATF, u-boot, boot.scr, Linux kernel, dtb and rootfs booting u-boot and Linux and Xen.
  • OOB Images: These are ready to boot images with rootfs in SD ext4 partition, Out Of the Box demo images includes packages such as packagegroup-petalinux-jupyter, pm-notebooks, openamp-demo-notebooks, python3-ipywidgets.

 

Unified Images supported for the 2020.2 PetaLinux Release

This table contains supported unified images for Zynq-7000 and Zynq UltraScale+ MPSoC/RFSoC available on the Embedded Development download page.

Note: XY - Represents release year, Z - Represents release version.

Platform SOC VariantTar file NameUnified Image Description
Zynq-7000Allxilinx-zynq-common-v2020.2.tar.gzThis tar file contains:
  • Pre-built Images: Ready to test images such as u-boot.elf, boot.scr, Image, rootfs.ext4, rootfs.manifest, rootfs.tar.gz and sdk.sh
  • README.txt: This readme file describes how to install and use these image files.
Zynq UltraScale+ MPSoC/RFSoCCG, EG, EV, DRxilinx-zynqmp-common-v2020.2.tar.gzThis tar file contains:
  • Pre-built Images: Ready to test images such as bl31.elf, u-boot.elf, boot.scr, Image, rootfs.ext4, rootfs.manifest, rootfs.tar.gz and sdk.sh
  • README.txt: This readme file describes how to install and use these image files.
Versal ACAPAI Core, Primexilinx-versal-common-v2020.2.tar.gzThis tar file contains:
  • Pre-built Images: Ready to test images such as u-boot.elf, boot.scr, Image, rootfs.ext4, rootfs.manifest, rootfs.tar.gz and sdk.sh
  • README.txt: This readme file describes how to install and use these image files.


Note: The "<architecture> sstate-cache" (sstate_<architecture>_2020.2.tar.gz) file can be found on the Xilinx download area along with an associated README file that outlines the procedure to use "sstate cache".

Refer to the attached file "2020.2_PetaLinux_Packages_List" for software package versions tested on host machines, which is required for PetaLinux installation tools.

README for downloads area.


Unified Images supported for the 2020.3 PetaLinux Release

This table contains supported unified images for Versal ACAP available on the Embedded Development download page.

Note: XY - Represents release year, Z - Represents release version.

Platform SOC VariantTar file NameUnified Image Description
Versal ACAPAI Core, Primexilinx-versal-common-v2020.3.tar.gzThis tar file contains:
  • Pre-built Images: Ready to test images such as u-boot.elf, boot.scr, Image, rootfs.ext4, rootfs.manifest, rootfs.tar.gz and sdk.sh
  • README.txt: This readme file describes how to install and use these image files.


Note: The "<architecture> sstate-cache" (sstate_<architecture>_2020.3.tar.gz) file can be found on the Xilinx download area along with an associated README file that outlines the procedure to use "sstate cache".

Refer to the attached file "2020.2_PetaLinux_Packages_List" (No changes for 2020.3 release) for software package versions tested on host machines, which is required for PetaLinux installation tools.

 

PetaLinux 2020.2 contains the following build collateral:

ComponentGit repoGit BranchesGit TagsCommit IDComments
FSBL, PMU Firmware, PLM, PSM Firmwaregit://github.com/Xilinx/embeddedsw.gitmaster-rel-2020.2xilinx-v2020.208b9f4304d1634ed632f4276d603d834940fd55aFSBL for Zynq-7000 is at embeddedsw/lib/sw_apps/zynq_fsbl
FSBL for Zynq UltraScale+ is at embeddedsw/lib/sw_apps/zynqmp_fsbl
PMU for Zynq UltraScale+ Firmware is atembeddedsw/lib/sw-apps/zynqmp_pmufw
PLM for Versal ACAP is at embeddedsw/lib/sw-apps/versal_plm
PSM for Versal ACAP Firmware is at embeddedsw/lib/sw-apps/versal_psmfw
Device-treegit://github.com/Xilinx/device-tree-xlnx.gitmasterxilinx-v2020.2f725aaecffb806aff8dc081b6ab508ce7bb1fc3d 
Linuxgit://github.com/Xilinx/linux-xlnx.gitxlnx_rebase_v5.4xlnx_rebase_v5.4_2020.262ea514294a0c9a80455e51f1f4de36e66e8c546Linux Kernel rebase version 5.4
U-Bootgit://github.com/Xilinx/u-boot-xlnx.gitxlnx_rebase_v2020.01xlnx_rebase_v2020.01_2020.2bb4660c33aa7ea64f78b2682bf0efd56765197d6U-boot Version v2020.01
QEMUgit://github.com/Xilinx/qemu.gitbranch/xilinx-v2020.2xilinx-v2020.27e3e3ae09af8abe70383a5dcf2e80801a07512d0 
Xengit://github.com/Xilinx/xen.gitxilinx/release-2020.2xilinx-v2020.2dfa58d1a3f0db395f2c8799419cf6fa537eb2aebXen Version 4.13
ARM-Trusted-Firmware (ATF)git://github.com/Xilinx/arm-trusted-firmware.gitxlnx_rebase_v2.2xilinx_rebase_v2.2_2020.2e6eea88b14aaf456c49f9c7e6747584224648cb9ATF is based on upstream version 2.2
Yoctogit://github.com/Xilinx/meta-xilinx.git
git://github.com/Xilinx/meta-xilinx-tools.git
git://github.com/Xilinx/meta-petalinux.git
git://github.com/Xilinx/meta-vitis-ai.git		rel-v2020.2No Tagse32c768b7e30c2f949b0b98e807afe82ac213556
76a415bd5d238cbdaa850ba1c202144990e87968
ef895be94f61e3f315701b0120497dde556136bf
e24ef77f2363b142c78484c8ac181998f9386c15		Yocto 3.0.0 Zeus
qemu-devicetreesgit://github.com/Xilinx/qemu-devicetrees.gitbranch/xilinx-v2020.2xilinx-v2020.20097f0f651d67b3a8495693e9e17c443948d3c77 
OpenAMPgit://github.com/Xilinx/open-amp.gitrel-v2020.2xilinx-v2020.229eb98c02326199ad4245a484611a3b199d55bab 
libmetalgit://github.com/Xilinx/libmetal.gitrel-v2020.2xilinx-v2020.2595d97e827c2cd3974e26a2be70e7fe48b7fe67e 
VCU OpenMax ILgit://github.com/Xilinx/vcu-omx-il.gitrelease-2020.2xilinx-v2020.24e9daf282a12ecba19fe12f296a31315f6a6bd2d 
VCU Control Softwaregit://github.com/Xilinx/vcu-ctrl-sw.gitrelease-2020.2xilinx-v2020.2b82de3783fe66ee72f28b51313e8b42827d3f202 
VCU Firmwaregit://github.com/Xilinx/vcu-firmware.gitrelease-2020.2xilinx-v2020.297faa66c559f31ab7be5ba40ddfa18530274cdd1 
VCU Modulesgit://github.com/Xilinx/vcu-modules.gitrelease-2020.2xilinx-v2020.2844d4c4292e08ad8c3f22ac78e9a937395c1db4b 
GStreamer OpenMax ILgit://github.com/Xilinx/gst-omx.gitrelease-2020.2xilinx-v2020.2f3061fb074c6ef86df252bfe769ca5bf124fa3bfGStreamer version 1.16.1
GStreamer Plugins-Basegit://github.com/Xilinx/gst-plugins-base.gitrelease-2020.2xilinx-v2020.2a46ce57c6ddd1146c118133d9eecd5e7a10d2cf7 
GStreamer Plugins-Badgit://github.com/Xilinx/gst-plugins-bad.gitrelease-2020.2xilinx-v2020.234f6d133877dd667002824169bf467ef6de04cb3 
GStreamer Plugins-Goodgit://github.com/Xilinx/gst-plugins-good.gitrelease-2020.2xilinx-v2020.27b1c7fbeac702c5f1d648074d7b7191c9512af9f 
GStreamergit://github.com/Xilinx/gstreamer.gitrelease-2020.2xilinx-v2020.210db9688beab0b11ea2e8c5b05d78c57a589ad03 
hdmi-modulesgit://github.com/Xilinx/hdmi-modules.gitrelease-2020.2xilinx-v2020.247b8ffe39df1543a69b1eca67a33029b5f85de9f 
GPU MALIgit://github.com/Xilinx/mali-userspace-binaries.gitrel-v2020.2xilinx-v2020.2da73805e3e011382c4d014ac10037cd193aaa9a0 
GCC    MB compiler version 9.2
ARM 9.2

 

2020.2 Release Notes for Open Source components wiki page:

The below page covers details for all of the open source components changes such as New Features and Bug Fixes in a particular release.

 

2020.2 Release pre-built images wiki page:

https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/1065451521/2020.2+Release 

2020.2 New Features:

Note: Versal content is in bold font

PetaLinux

  • Added support for TMPDIR option while creating a project 
  • Added support for Unified Web Installer
  • Added support to build u-boot using external DTB option in petalinux-config menu.
  • Added new petalinux-devtool command to support Yocto devtool feature.
  • Updated Vitis AI dependency packages in common rootfs.
  • Added support for Multiboot.
  • Obsolete (UG1157) documentation and all content from (UG1157) are merged into (UG1144).
  • Added unified image support for Zynq-7000, Zynq UltraScale+ MPSoC/RFSoC and Versal platforms.
  • Added Yocto WIC image support in all BSP's pre-built images.
  • Added support for resize utility package for rootfs to change the SD partitions.

GPU MALI-400

  • None

 

2020.2 Bug Fixes:

Note: Versal content is in bold font

PetaLinux

  • Fixed MicroBlaze fsboot hang issue in axi_quad_spi_0 when axi4_interface(CONFIG.C_TYPE_OF_AXI4_INTERFACE) support is enabled.
  • (UG1144) doc changes.
    • Fixed Ubuntu version from 18.04.02 to 18.04.2
    • Fixed Ubuntu package version in host packages table
    • Updated TFTP boot steps
    • Updated petalinux-devtool commands
  • Updated BIF attributes order and printing attribute value on terminal.
  • Fixed issue with MicroBlaze design targeted for ZCU106 board.
  • Added openssl binary support in petalinux-config -c rootfs
  • Fixed petalinux-config -c kernel issue with ext-local-src
  • Fixed issue where PetaLinux config generates incorrect DDR size and DTB padding when you parse XSA for a second time
  • Added menu entry for 4K erase block size in JFFS2 in PetaLinux config

GPU MALI-400

  • None

PetaLinux 2020.3 contains the following build collateral:

ComponentGit repoGit BranchesGit TagsCommit IDComments
PLM, PSM Firmwaregit://github.com/Xilinx/embeddedsw.gitmaster-rel-2020.3xilinx-v2020.3d12149e44651c1c429ee32322e250c3aff3edddfPLM for Versal ACAP is at embeddedsw/lib/sw-apps/versal_plm
PSM for Versal ACAP Firmware is at embeddedsw/lib/sw-apps/versal_psmfw
Device-treegit://github.com/Xilinx/device-tree-xlnx.gitmaster-rel-2020.3xilinx-v2020.3e5a0e31284d1c02bbdf19b579d2e89fa45da96b8 
Linuxgit://github.com/Xilinx/linux-xlnx.gitxlnx_rebase_v5.4xlnx_rebase_v5.4_2020.349bdb4e70d2001f3a5bf0bf5e990cca4a85210f4Linux Kernel rebase version 5.4
U-Bootgit://github.com/Xilinx/u-boot-xlnx.gitxlnx_rebase_v2020.01xlnx_rebase_v2020.01_2020.3a1bf7f435872d7cdf79ec8777c2a078f06ac9f6bU-boot Version v2020.01
QEMUgit://github.com/Xilinx/qemu.gitbranch/xilinx-v2020.3xilinx-v2020.353d6b4ffc13d94ad9d5416b17be1eb70148b7f7f 
Xengit://github.com/Xilinx/xen.gitxilinx/release-2020.3xilinx-v2020.3f19a872233fbfe2eb933f25fa3d9a780ced774e5Xen Version 4.13
ARM-Trusted-Firmware (ATF)git://github.com/Xilinx/arm-trusted-firmware.gitxlnx_rebase_v2.2xilinx_rebase_v2.2_2020.3e6eea88b14aaf456c49f9c7e6747584224648cb9ATF is based on upstream version 2.2
Yoctogit://github.com/Xilinx/meta-xilinx.git
git://github.com/Xilinx/meta-xilinx-tools.git
git://github.com/Xilinx/meta-petalinux.git
git://github.com/Xilinx/meta-vitis-ai.git		rel-v2020.3No Tags5417b9f25f71cb902dddb143b684b0e74e97ba79
ff69b201522fec7416f2c5ee631368a8e6afb260
9e54bce798679b1232bc257ba61ef49c7142eed6
f7b2f9b1d51a5943241396b87c0c6cc0ef4bf078		Yocto 3.0.0 Zeus
qemu-devicetreesgit://github.com/Xilinx/qemu-devicetrees.gitbranch/xilinx-v2020.3xilinx-v2020.3cd033c4e08cecc378d53ff14e001fb346df74df5 
OpenAMPgit://github.com/Xilinx/open-amp.gitrel-v2020.2xilinx-v2020.229eb98c02326199ad4245a484611a3b199d55bab 
libmetalgit://github.com/Xilinx/libmetal.gitrel-v2020.2xilinx-v2020.2595d97e827c2cd3974e26a2be70e7fe48b7fe67e 
hdmi-modulesgit://github.com/Xilinx/hdmi-modules.gitrelease-2020.2xilinx-v2020.247b8ffe39df1543a69b1eca67a33029b5f85de9f 
Bootgengit://github.com/Xilinx/bootgen.gitxlnx-rel-v2020.3 82211840048d60cfde8816df8f572278390210cb 
RunXgit://github.com/Xilinx/runx.gitxilinx/release-2020.3 f19a872233fbfe2eb933f25fa3d9a780ced774e5 
XRTgit://github.com/Xilinx/xrt.gitxilinx/release-2020.3 f9af081618f5f2e05d66c25887bd8f816633759e 
GCC    MB compiler version 9.2
ARM 9.2

 

2020.3 Release Notes for Open Source components wiki page:

Below wiki page covers details for all the open source components changes such as New Features and Bug Fixes in a particular release.

 

2020.3 Release pre-built images wiki page:

https://xilinx-wiki.atlassian.net/wiki/spaces/XWUC/pages/1545633793/2020.3+Release 

2020.3 New Features:

PetaLinux

  • None

2020.3 Bug Fixes:

PetaLinux

  • None

Known Issues for 2020.2 and 2020.3:

Linux/BaremetalComponentsDescriptionWork-aroundTo be fixed version
LinuxPetaLinuxZynq UltraScale+ MPSoC: How to enable UHS (SD 3.0) support for ZCU102 and ZCU106 evaluation board PetaLinux BSPs(Xilinx Answer 69978)NA
LinuxXSDKZynq UltraScale+ MPSoC: Connecting XSDB to Linux CPU idle(Xilinx Answer 69143)NA
LinuxFSBLZynq UltraScale+ MPSoC: How to achieve SATA performance in Linux(Xilinx Answer 71584)NA
LinuxFSBLZynq UltraScale+ MPSoC: How to make SMMU work with SATA IP(Xilinx Answer 71790)NA
LinuxQEMU2020.2 QEMU Versal and Zynq UltraScale+ MPSoC - Incorrect dummy cycles sent when using GQSPI dual or quad mode byte transfer instead of CS hold time(Xilinx Answer 75599)NA
LinuxQEMUQEMU 2020.2 Versal and Zynq UltraScale+ MPSOC: Incorrect dummy cycle count for Quad I/O read command on Micron flashes(Xilinx Answer 75600)NA
LinuxQEMU2020.2 QEMU Versal and Zynq UltraScale+ MPSoC: QEMU program stops with XSDB(Xilinx Answer 75614)NA
LinuxQEMU2020.2 Versal and Zynq UltraScale+ MPSOC: QEMU GDB unable to catch segfaults(Xilinx Answer 75615)NA
LinuxQEMU2020.2 Versal QEMU: LPD XPPU does not cover TCM(Xilinx Answer 75684)NA
LinuxPetaLinux2020.1/2 PetaLinux: Running petalinux-config menu crashes with segmentation fault on CentOS 7.x(Xilinx Answer 75816)2021.1
LinuxDevice-tree2020.1 Zynq UltraScale+ MPSoC: PetaLinux fails to build DTG when FPGA Manager is enabled using xxv_ethernet design(Xilinx Answer 75856)2021.1
LinuxDevice-tree2020.2 Versal ACAP: Does DTG support PL Ethernet with MRMAC subsystem?(Xilinx Answer 75869)2021.1
LinuxPetaLinux2020.2 PetaLinux: EmbeddedSW components build fails when upgrading eSDK from 2020.1 to 2020.2(Xilinx Answer 75870)2021.1
LinuxPetaLinux2020.2 PetaLinux: Installer log does not capture all of the missing packages while installing(Xilinx Answer 75878)2021.1
LinuxPetaLinux2020.1/2 MicroBlaze: PetaLinux tool generates unsupported u-boot distro boot files for MicroBlaze project(Xilinx Answer 75879)2021.1
LinuxPetaLinux2020.2 PetaLinux: Tools throws warnings when you source PetaLinux env scripts on RHEL 7.8(Xilinx Answer 75880)2021.1
LinuxAIE2020.2 Versal ACAP: AIE Matrix Multiplication demo application does not work on VCK190 ES1 boards(Xilinx Answer 75881)NA
LinuxU-boot2020.2 Zynq-7000 : S25FL256XXX flash is not supported for addresses beyond 16MB in U-boot(Xilinx Answer 75887)NA
LinuxDrivers2020.2 Versal ACAP: Ethernet does not work after subsystem restart in either SD or QSPI bootmodes(Xilinx Answer 75892)2021.1
LinuxU-boot2020.2 Versal ACAP: SD timeout occurs after subsystem restart in QSPI bootmode(Xilinx Answer 75893)2021.1
LinuxDevice-tree2019.x-2020.x Zynq UltraScale+ MPSoC: PetaLinux fails to build DTG using xxv_ethernet design(Xilinx Answer 76029)2021.1
LinuxDevice-tree2020.2 Device Tree: MIPI CSI2 RX Linux driver fails to probe when using version 5.1 of the MIPI CSI2 RX IP in XSA(Xilinx Answer 76113)2021.1
LinuxATF2020.2 Zynq UltraScale+ RFSoC: ATF prints out XCZUUNKN for device when running on ZU43/46/47DR devices(Xilinx Answer 76231)2021.1
LinuxDevice-tree2020.x Versal ACAP, Zynq UltraScale+ MPSoC: DTG generates incorrect phy-mode for 1000BaseX phy type in AXI Ethernet design(Xilinx Answer 76328)2021.1
LinuxPetaLinux2020.2/3 Versal ACAP: VCK190 and VMK180 System Controller OOB SD card images do not boot(Xilinx Answer 76355)2021.1
BaremetalPLM2020.2/3 Versal ACAP: AIE mem clear operation might fail by consuming very high power(Xilinx Answer 76381)2021.1
BaremetalPLM2020.2/3 Versal ACAP: Poll for GTY HOUSECLEAN DONE bit before de-asserting INITCTRL(Xilinx Answer 76382)2021.1
LinuxDevice-tree2020.x Device Tree: In MIPI CSI2 RX design reset-gpio nodes to assert video_aresetn are not generated by DTG(Xilinx Answer 76392)2021.1

Attachments

Associated Attachments

Name File Size File Type
README_content_v2020_2.txt 1 KB TXT
2020.2_PetaLinux_Package_List.xlsx 25 KB XLSX

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
55776 Release Notes and Known Issues for PetaLinux 2013.04 and later tool versions N/A N/A
AR# 75775
Date 04/14/2021
Status Active
Type Release Notes
Devices
Tools More Less
Boards & Kits More Less
People Also Viewed