We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 7912

FPGA Configuration - What bits does Length Count really count? It seems that LC is actually seven bits less than the total bitstream. Why?


When looking at the actual bitstream sent to a device, I find that the length count does not match with what it theoretically should be.  


What is the real Length Count equation?


For LC_Alignment = Length: 


The Length Count counts the number of bits starting from the moment INIT is released (that is, including the initial fill byte, actual 24-bit length count, and everything until the end of the bitstream). Then, subtract seven bits from this total. 


For example: 


Spartan-XL: xcs05xl, 

Length Count = <total bits including final postamble (01111)> 

+ <startup bits in order to get to multiple of 8> 

- seven (7) 

=> LC = 54528 + 8 - 7 = 54536 - 7 = 54529 


The number 54536 can be easily referred from the specific device's Program Data Table in its data sheet. Go to the row for PROM Size (bits). Also, see the footnotes for that table which describe the details.

AR# 7912
Date 05/14/2014
Status Archive
Type General Article