You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
2.1i COREGEN, C_IP2: Virtex Variable Parallel Multiplier model shows only a 1-cycle latency in Verilog behavioral simulation
Keywords: multiplier, latency, virtex, verilog, behavioral, simulation
The Virtex Variable Parallel Multiplier may show only 1 cycle of latency in Verilog behavioral
The problem has been tracked to a mismatch in the number and order of parameters
passed from the Verilog .VEO instantiation template to the multiplier's Verilog behavioral model.
Was this Answer Record helpful?