UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 8559: 2.1i FPGA Editor - Add Probe does not list VREF pins

AR# 8559

2.1i FPGA Editor - Add Probe does not list VREF pins

Description

Keywords: FPGA Editor, 2.1i, Add Probe, VREF, strobe

Urgency: Standard

Genral Description:
When I try to bring out a node to a port for debugging, the "add probe" window does not list the Vref pins on a Virtex Device.

Solution

The 2.1i FPGA Editor is unable to access the I/O Standard information of the different Virtex banks. Therefore, by default, it assumes that the Vref pins are being used for Select I/O, and does not list them.

To use a Vref port for an internal strobe, the connection must be made manually.
AR# 8559
Date 07/09/2001
Status Archive
Type General Article

By using this website, I accept the use of cookies.   Learn more

Page Bookmarked